資料介紹
If you survey hardware design groups, you will learn that between
60% and 80% of their effort is dedicated to verification. This may
seem unusually large, but I include in "verification" all debugging
and correctness checking activities, not just writing and running
testbenches. Every time a hardware designer pulls up a waveform
viewer, he or she performs a verification task. With today’s ASIC
and FPGA sizes and geometries, getting a design to fit and run at
speed is no longer the main challenge. It is to get the right design,
working as intended, at the right time.
Unlike synthesizable coding, there is no particular coding style nor
language required for verification. The freedom of using any language
that can be interfaced to a simulator and of using any features
of that language has produced a wide array of techniques and
approaches to verification. The continued absence of constraints
and historical shortage of available expertise in verification, coupled
with an apparent under-appreciation of and under-investment
in the verification function, has resulted in several different ad hoc
approaches. The consequences of an informal, ill-equipped and
understaffed verification process can range from a non-functional
design requiring several re-spins, through a design with only a subset
of the intended functionality, to a delayed product shipment.
60% and 80% of their effort is dedicated to verification. This may
seem unusually large, but I include in "verification" all debugging
and correctness checking activities, not just writing and running
testbenches. Every time a hardware designer pulls up a waveform
viewer, he or she performs a verification task. With today’s ASIC
and FPGA sizes and geometries, getting a design to fit and run at
speed is no longer the main challenge. It is to get the right design,
working as intended, at the right time.
Unlike synthesizable coding, there is no particular coding style nor
language required for verification. The freedom of using any language
that can be interfaced to a simulator and of using any features
of that language has produced a wide array of techniques and
approaches to verification. The continued absence of constraints
and historical shortage of available expertise in verification, coupled
with an apparent under-appreciation of and under-investment
in the verification function, has resulted in several different ad hoc
approaches. The consequences of an informal, ill-equipped and
understaffed verification process can range from a non-functional
design requiring several re-spins, through a design with only a subset
of the intended functionality, to a delayed product shipment.
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- Efficient packet classification using TCAM
- 單片機(jī)C51中interrupt和using應(yīng)該如何使用詳細(xì)方法說明
- Writing Testbenches using SystemVerilog_Janick Bergeron 0次下載
- Writing Efficient Testbenches 0次下載
- PLD Programming Using VHDL 0次下載
- Using the Agilent U2300A Serie
- E1 2.048 Mb/s Interface Pod
- Coefficient RAM Access Mechani
- Using Allegro PCB SI to Analyz 0次下載
- Using Wavelet Eigenvalues as t
- 編寫高效的測試設(shè)計(jì)testbenches
- Writing Testbenches using Syst 0次下載
- Writing Testbench 0次下載
- Using the Timer Interrupt Syst
- Writing Testbenches -functiona
- 關(guān)于AI遺傳算法的詳解 8.3w次閱讀
- USB23年發(fā)展史,多了什么變化? 8.2w次閱讀
- 分析總結(jié)網(wǎng)優(yōu)的過去及現(xiàn)狀、未來發(fā)展趨勢 2928次閱讀
- 5G時(shí)代到來,各個(gè)國家的2G/3G也將開始“退休” 752次閱讀
- 寬禁帶器件和仿真環(huán)境介紹 1457次閱讀
- 在貼片加工廠中有哪些安全防護(hù)需要了解 1306次閱讀
- 復(fù)合放大器實(shí)現(xiàn)高精度的高輸出驅(qū)動能力 獲得最佳的性能 1600次閱讀
- 用降壓型穩(wěn)壓器或線性穩(wěn)壓器電源時(shí)值來會為負(fù)載供電 984次閱讀
- 鋰電池并聯(lián)充電時(shí)保護(hù)板均衡原理 3w次閱讀
- 更小更智能的電機(jī)控制器推進(jìn)HEV/EV市場 1105次閱讀
- C51單片機(jī)interrupt和using的使用 6911次閱讀
- 基于C51中斷過程及interrupt和using的使用 3212次閱讀
- Google編程風(fēng)格指南(二) 2504次閱讀
- Unity遠(yuǎn)程加載到本地,本地并加載到游戲中 2188次閱讀
- Date功能:ISE中如何在未綜合實(shí)現(xiàn)的前提下打開ChipScope ? 1360次閱讀
下載排行
本周
- 1電子電路原理第七版PDF電子教材免費(fèi)下載
- 0.00 MB | 1490次下載 | 免費(fèi)
- 2單片機(jī)典型實(shí)例介紹
- 18.19 MB | 92次下載 | 1 積分
- 3S7-200PLC編程實(shí)例詳細(xì)資料
- 1.17 MB | 27次下載 | 1 積分
- 4筆記本電腦主板的元件識別和講解說明
- 4.28 MB | 18次下載 | 4 積分
- 5開關(guān)電源原理及各功能電路詳解
- 0.38 MB | 10次下載 | 免費(fèi)
- 6基于AT89C2051/4051單片機(jī)編程器的實(shí)驗(yàn)
- 0.11 MB | 4次下載 | 免費(fèi)
- 7藍(lán)牙設(shè)備在嵌入式領(lǐng)域的廣泛應(yīng)用
- 0.63 MB | 3次下載 | 免費(fèi)
- 89天練會電子電路識圖
- 5.91 MB | 3次下載 | 免費(fèi)
本月
- 1OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費(fèi)
- 2PADS 9.0 2009最新版 -下載
- 0.00 MB | 66304次下載 | 免費(fèi)
- 3protel99下載protel99軟件下載(中文版)
- 0.00 MB | 51209次下載 | 免費(fèi)
- 4LabView 8.0 專業(yè)版下載 (3CD完整版)
- 0.00 MB | 51043次下載 | 免費(fèi)
- 5555集成電路應(yīng)用800例(新編版)
- 0.00 MB | 33562次下載 | 免費(fèi)
- 6接口電路圖大全
- 未知 | 30320次下載 | 免費(fèi)
- 7Multisim 10下載Multisim 10 中文版
- 0.00 MB | 28588次下載 | 免費(fèi)
- 8開關(guān)電源設(shè)計(jì)實(shí)例指南
- 未知 | 21539次下載 | 免費(fèi)
總榜
- 1matlab軟件下載入口
- 未知 | 935053次下載 | 免費(fèi)
- 2protel99se軟件下載(可英文版轉(zhuǎn)中文版)
- 78.1 MB | 537791次下載 | 免費(fèi)
- 3MATLAB 7.1 下載 (含軟件介紹)
- 未知 | 420026次下載 | 免費(fèi)
- 4OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費(fèi)
- 5Altium DXP2002下載入口
- 未知 | 233045次下載 | 免費(fèi)
- 6電路仿真軟件multisim 10.0免費(fèi)下載
- 340992 | 191183次下載 | 免費(fèi)
- 7十天學(xué)會AVR單片機(jī)與C語言視頻教程 下載
- 158M | 183277次下載 | 免費(fèi)
- 8proe5.0野火版下載(中文版免費(fèi)下載)
- 未知 | 138039次下載 | 免費(fèi)
評論
查看更多