資料介紹
54LS670/DM54LS670/DM74LS670
TRI-STATEé 4-by-4 Register Files
General Description
These register files are organized as 4 words of 4 bits each,
and separate on-chip decoding is provided for addressing
the four word locations to either write-in or retrieve data.
This permits writing into one location, and reading from another
word location, simultaneously.
Four data inputs are available to supply the word to be
stored. Location of the word is determined by the write select
inputs A and B, in conjunction with a write-enable signal.
Data applied at the inputs should be in its true form.
That is, if a high level signal is desired from the output, a
high level is applied at the data input for that particular bit
location. The latch inputs are arranged so that new data will
be accepted only if both internal address gate inputs are
high. When this condition exists, data at the D input is transferred
to the latch output. When the write-enable input, GW,
is high, the data inputs are inhibited and their levels can
cause no change in the information stored in the internal
latches. When the read-enable input, GR, is high, the data
outputs are inhibited and go into the high impedance state.
The individual address lines permit direct acquisition of data
stored in any four of the latches. Four individual decoding
gates are used to complete the address for reading a word.
When the read address is made in conjunction with the
read-enable signal, the word appears at the four outputs.
This arrangementDdata entry addressing separate from
data read addressing and individual sense line D eliminates
recovery times, permits simultaneous reading and writing,
and is limited in speed only by the write time (27 ns typical)
and the read time (24 ns typical). The register file has a nonvolatile
readout in that data is not lost when addressed.
All inputs (except read enable and write enable) are buffered
to lower the drive requirements to one normal Series
54LS/74LS load, and input clamping diodes minimize
switching transients to simplify system design. High speed,
double ended AND-OR-INVERT gates are employed for the
read-address function and have high sink current, TRISTATE
outputs. Up to 128 of these outputs may be wire-
AND connected for increasing the capacity up to 512 words.
Any number of these registers may be paralleled to provide
n-bit word length.
TRI-STATEé 4-by-4 Register Files
General Description
These register files are organized as 4 words of 4 bits each,
and separate on-chip decoding is provided for addressing
the four word locations to either write-in or retrieve data.
This permits writing into one location, and reading from another
word location, simultaneously.
Four data inputs are available to supply the word to be
stored. Location of the word is determined by the write select
inputs A and B, in conjunction with a write-enable signal.
Data applied at the inputs should be in its true form.
That is, if a high level signal is desired from the output, a
high level is applied at the data input for that particular bit
location. The latch inputs are arranged so that new data will
be accepted only if both internal address gate inputs are
high. When this condition exists, data at the D input is transferred
to the latch output. When the write-enable input, GW,
is high, the data inputs are inhibited and their levels can
cause no change in the information stored in the internal
latches. When the read-enable input, GR, is high, the data
outputs are inhibited and go into the high impedance state.
The individual address lines permit direct acquisition of data
stored in any four of the latches. Four individual decoding
gates are used to complete the address for reading a word.
When the read address is made in conjunction with the
read-enable signal, the word appears at the four outputs.
This arrangementDdata entry addressing separate from
data read addressing and individual sense line D eliminates
recovery times, permits simultaneous reading and writing,
and is limited in speed only by the write time (27 ns typical)
and the read time (24 ns typical). The register file has a nonvolatile
readout in that data is not lost when addressed.
All inputs (except read enable and write enable) are buffered
to lower the drive requirements to one normal Series
54LS/74LS load, and input clamping diodes minimize
switching transients to simplify system design. High speed,
double ended AND-OR-INVERT gates are employed for the
read-address function and have high sink current, TRISTATE
outputs. Up to 128 of these outputs may be wire-
AND connected for increasing the capacity up to 512 words.
Any number of these registers may be paralleled to provide
n-bit word length.
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- 74LS670英文手冊(cè) 1次下載
- SN54LS670,SN74LS670,pdf(4-by-4
- 74LS688/74LS682/74LS684/74LS68
- 74LS279/54LS279 pdf datasheet
- 74LS256/54LS256 pdf datasheet
- 54LS175/74LS174/74LS175 pdf datasheet
- 54LS158/74LS158 pdf datasheet
- 74LS156/54LS156 pdf datasheet
- 74LS139/54LS139 pdf datasheet
- 74LS138/54LS138 pdf datasheet
- 74LS114/54LS114 pdf datasheet
- 74LS32/54LS32 pdf datasheet
- 74LS11/54LS11 pdf datasheet
- SN7402/SN54LS02/SN74LS02 pdf d
- 74LS670中文資料.pdf
- 74ls112引腳圖及功能詳解 74ls112的功能及原理 30.8w次閱讀
- 74ls123芯片主要功能是什么?74ls123能用什么代替? 3.5w次閱讀
- 74ls161與74ls163有什么區(qū)別 5.8w次閱讀
- 74ls160和74ls161區(qū)別 12.1w次閱讀
- 一文看懂74LS112和74LS76的區(qū)別 7.7w次閱讀
- 74ls05中文資料匯總(74ls05引腳圖及功能_內(nèi)部結(jié)構(gòu)及特性參數(shù)) 3w次閱讀
- 74ls04和74hc04有什么區(qū)別_74ls04/74hc04簡(jiǎn)介 2.7w次閱讀
- 四與非門74ls03資料(74ls03引腳圖及功能_特性參數(shù)) 3.9w次閱讀
- 74ls02中文資料匯總(74ls02引腳圖及功能_真值表及應(yīng)用電路) 18.9w次閱讀
- 74ls00中文資料匯總(74ls00引腳圖及功能_工作原理及應(yīng)用電路) 36.2w次閱讀
- 74ls07引腳圖及功能_74ls07工作原理 7.6w次閱讀
- 74LS00邏輯功能測(cè)試 6.2w次閱讀
- 74ls245是什么_74ls245使用方法_74ls245的作用是什么 3.6w次閱讀
- 74ls90和74ls290的區(qū)別是什么? 2.5w次閱讀
- 74ls04與74ls08的區(qū)別_74ls04推挽電路原理分析 1.9w次閱讀
下載排行
本周
- 1ADE-12H混頻器規(guī)格書
- 0.28 MB | 1次下載 | 5 積分
- 2AD9984A高性能10位顯示接口英文手冊(cè)
- 0.49 MB | 1次下載 | 5 積分
- 351開發(fā)板芯片資料
- 14.95 MB | 1次下載 | 1 積分
- 4用TL431LI-Q1監(jiān)控電流供應(yīng)
- 176.71KB | 1次下載 | 免費(fèi)
- 5十進(jìn)制數(shù)據(jù)轉(zhuǎn)十六進(jìn)制字符_轉(zhuǎn)ASCII碼
- 0.01 MB | 次下載 | 免費(fèi)
- 6使用TRF7970A進(jìn)行NFC主動(dòng)和被動(dòng)點(diǎn)對(duì)點(diǎn)通信
- 926.87KB | 次下載 | 免費(fèi)
- 7LP8864-Q1 LP8864S-Q1 LP8866-Q1和LP8866S-Q1診斷說明和故障處理程序
- 577.42KB | 次下載 | 免費(fèi)
- 8將設(shè)計(jì)移植到LP3470A低lq電壓監(jiān)控器,以改善電源監(jiān)控
- 115.28KB | 次下載 | 免費(fèi)
本月
- 1HFSS電磁仿真設(shè)計(jì)應(yīng)用詳解PDF電子教程免費(fèi)下載
- 24.30 MB | 129次下載 | 1 積分
- 2正激、反激、推挽、全橋、半橋區(qū)別和特點(diǎn)
- 0.91 MB | 36次下載 | 1 積分
- 3GBT 4706.1-2024家用和類似用途電器的安全第1部分:通用要求
- 7.43 MB | 20次下載 | 免費(fèi)
- 4在設(shè)計(jì)中使用MOSFET瞬態(tài)熱阻抗曲線
- 1.57MB | 15次下載 | 免費(fèi)
- 5幾張電動(dòng)車充電器電路圖
- 0.23 MB | 9次下載 | 1 積分
- 6AD18學(xué)習(xí)筆記
- 14.47 MB | 8次下載 | 2 積分
- 7H橋中的電流感測(cè)
- 545.39KB | 7次下載 | 免費(fèi)
- 8電機(jī)驅(qū)動(dòng)器電路板布局的最佳實(shí)踐
- 3.03MB | 6次下載 | 免費(fèi)
總榜
- 1matlab軟件下載入口
- 未知 | 935113次下載 | 10 積分
- 2開源硬件-PMP21529.1-4 開關(guān)降壓/升壓雙向直流/直流轉(zhuǎn)換器 PCB layout 設(shè)計(jì)
- 1.48MB | 420061次下載 | 10 積分
- 3Altium DXP2002下載入口
- 未知 | 233084次下載 | 10 積分
- 4電路仿真軟件multisim 10.0免費(fèi)下載
- 340992 | 191360次下載 | 10 積分
- 5十天學(xué)會(huì)AVR單片機(jī)與C語(yǔ)言視頻教程 下載
- 158M | 183329次下載 | 10 積分
- 6labview8.5下載
- 未知 | 81578次下載 | 10 積分
- 7Keil工具M(jìn)DK-Arm免費(fèi)下載
- 0.02 MB | 73804次下載 | 10 積分
- 8LabVIEW 8.6下載
- 未知 | 65985次下載 | 10 積分
評(píng)論
查看更多