資料介紹
54191/DM54191/DM74191 Synchronous Up/Down
4-Bit Binary Counter with Mode Control
General Description
This circuit is a synchronous, reversible, up/down counter.
The 191 is a 4-bit binary counter. Synchronous operation is
provided by having all flip-flops clocked simultaneously so
that the outputs change simultaneously when so instructed
by the steering logic. This mode of operation eliminates the
output counting spikes normally associated with asynchronous
(ripple clock) counters.
The outputs of the four master-slave flip-flops are triggered
on a low-to-high level transition of the clock input, if the
enable input is low. A high at the enable input inhibits counting.
Level changes at either the enable input or the down/
up input should be made only when the clock input is high.
The direction of the count is determined by the level of the
down/up input. When low, the counter counts up and when
high, it counts down.
This counter is fully programmable; that is, the outputs may
be preset to either level by placing a low on the load input
and entering the desired data at the data inputs. The output
will change independent of the level of the clock input. This
feature allows the counters to be used as modulo-N dividers
by simply modifying the count length with the preset inputs.
The clock, down/up, and load inputs are buffered to lower
the drive requirement; which significantly reduces the number
of clock drivers, etc., required for long parallel words.
Two outputs have been made available to perform the cascading
function: ripple clock and maximum/minimum count.
The latter output produces a high-level output pulse with a
duration approximately equal to one complete cycle of the
clock when the counter overflows or underflows. The ripple
clock output produces a low-level output pulse equal in
width to the low-level portion of the clock input when an
overflow or underflow condition exists. The counters can be
easily cascaded by feeding the ripple clock output to the
enable input of the succeeding counter if parallel clocking is
used, or to the clock input if parallel enabling is used. The
maximum/minimum count output can be used to accomplish
look-ahead for high-speed operation.
Features
Y Single down/up count control line
Y Count enable control input
Y Ripple clock output for cascading
Y Asynchronously presettable with load control
Y Parallel outputs
Y Cascadable for n-bit applications
Y Alternate Military/Aerospace device (54191) is available.
Contact a National Semiconductor Sales Office/
Distributor for specifications.
4-Bit Binary Counter with Mode Control
General Description
This circuit is a synchronous, reversible, up/down counter.
The 191 is a 4-bit binary counter. Synchronous operation is
provided by having all flip-flops clocked simultaneously so
that the outputs change simultaneously when so instructed
by the steering logic. This mode of operation eliminates the
output counting spikes normally associated with asynchronous
(ripple clock) counters.
The outputs of the four master-slave flip-flops are triggered
on a low-to-high level transition of the clock input, if the
enable input is low. A high at the enable input inhibits counting.
Level changes at either the enable input or the down/
up input should be made only when the clock input is high.
The direction of the count is determined by the level of the
down/up input. When low, the counter counts up and when
high, it counts down.
This counter is fully programmable; that is, the outputs may
be preset to either level by placing a low on the load input
and entering the desired data at the data inputs. The output
will change independent of the level of the clock input. This
feature allows the counters to be used as modulo-N dividers
by simply modifying the count length with the preset inputs.
The clock, down/up, and load inputs are buffered to lower
the drive requirement; which significantly reduces the number
of clock drivers, etc., required for long parallel words.
Two outputs have been made available to perform the cascading
function: ripple clock and maximum/minimum count.
The latter output produces a high-level output pulse with a
duration approximately equal to one complete cycle of the
clock when the counter overflows or underflows. The ripple
clock output produces a low-level output pulse equal in
width to the low-level portion of the clock input when an
overflow or underflow condition exists. The counters can be
easily cascaded by feeding the ripple clock output to the
enable input of the succeeding counter if parallel clocking is
used, or to the clock input if parallel enabling is used. The
maximum/minimum count output can be used to accomplish
look-ahead for high-speed operation.
Features
Y Single down/up count control line
Y Count enable control input
Y Ripple clock output for cascading
Y Asynchronously presettable with load control
Y Parallel outputs
Y Cascadable for n-bit applications
Y Alternate Military/Aerospace device (54191) is available.
Contact a National Semiconductor Sales Office/
Distributor for specifications.
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- 74191高速的硅柵CMOS器件芯片學(xué)習(xí)參考手冊(cè) 7次下載
- DM74191英文手冊(cè) 0次下載
- C1165/C1205,pdf datasheet (Sin
- ad522,pdf datasheet
- LCD802,pdf,datasheet
- mtk1389 pdf datasheet
- exb841 pdf datasheet
- 2N6010 pdf datasheet (Silicon
- RCA-00-A pdf datasheet
- TC9243 pdf datasheet
- 9018 pdf datasheet (NPN EPITAX
- A7533 pdf datasheet
- TA7302 pdf datasheet
- tlv5619 pdf datasheet
- 2N5639 pdf datasheet
- PDF輸出時(shí)出現(xiàn)錯(cuò)誤提醒的解決方案 1185次閱讀
- Python中Excel轉(zhuǎn)PDF的實(shí)現(xiàn)步驟 787次閱讀
- 將PDF文件轉(zhuǎn)換為其他格式文件使用指南 948次閱讀
- 萬(wàn)興PDF密碼如何查看列出的權(quán)限 835次閱讀
- 分享一個(gè)快速閱讀datasheet的方法 2311次閱讀
- PDF文件有哪些特點(diǎn)是什么? 1.1w次閱讀
- 在貼片加工廠中有哪些安全防護(hù)需要了解 1306次閱讀
- 如何畫出STM32系列單片機(jī)的原理圖 2.1w次閱讀
- 復(fù)合放大器實(shí)現(xiàn)高精度的高輸出驅(qū)動(dòng)能力 獲得最佳的性能 1600次閱讀
- 用降壓型穩(wěn)壓器或線性穩(wěn)壓器電源時(shí)值來(lái)會(huì)為負(fù)載供電 984次閱讀
- 如何閱讀Datasheet,是作為電子工程師的必備技能! 7837次閱讀
- AD9如何簡(jiǎn)單快速的制作出原理圖符號(hào) 7441次閱讀
- 使用pdf解析可以用來(lái)讀取PDF文件中字符串文本,圖片數(shù)據(jù) 1.3w次閱讀
- 讀Datasheet英文原文的原因分析 4314次閱讀
- adc0809中文資料下載 adc0809引腳圖封裝及應(yīng)用電路 2w次閱讀
下載排行
本周
- 1ADE-12H混頻器規(guī)格書
- 0.28 MB | 1次下載 | 5 積分
- 2AD9984A高性能10位顯示接口英文手冊(cè)
- 0.49 MB | 1次下載 | 5 積分
- 351開發(fā)板芯片資料
- 14.95 MB | 1次下載 | 1 積分
- 4用TL431LI-Q1監(jiān)控電流供應(yīng)
- 176.71KB | 1次下載 | 免費(fèi)
- 5十進(jìn)制數(shù)據(jù)轉(zhuǎn)十六進(jìn)制字符_轉(zhuǎn)ASCII碼
- 0.01 MB | 次下載 | 免費(fèi)
- 6使用TRF7970A進(jìn)行NFC主動(dòng)和被動(dòng)點(diǎn)對(duì)點(diǎn)通信
- 926.87KB | 次下載 | 免費(fèi)
- 7LP8864-Q1 LP8864S-Q1 LP8866-Q1和LP8866S-Q1診斷說(shuō)明和故障處理程序
- 577.42KB | 次下載 | 免費(fèi)
- 8將設(shè)計(jì)移植到LP3470A低lq電壓監(jiān)控器,以改善電源監(jiān)控
- 115.28KB | 次下載 | 免費(fèi)
本月
- 1HFSS電磁仿真設(shè)計(jì)應(yīng)用詳解PDF電子教程免費(fèi)下載
- 24.30 MB | 129次下載 | 1 積分
- 2正激、反激、推挽、全橋、半橋區(qū)別和特點(diǎn)
- 0.91 MB | 36次下載 | 1 積分
- 3GBT 4706.1-2024家用和類似用途電器的安全第1部分:通用要求
- 7.43 MB | 20次下載 | 免費(fèi)
- 4在設(shè)計(jì)中使用MOSFET瞬態(tài)熱阻抗曲線
- 1.57MB | 15次下載 | 免費(fèi)
- 5幾張電動(dòng)車充電器電路圖
- 0.23 MB | 9次下載 | 1 積分
- 6AD18學(xué)習(xí)筆記
- 14.47 MB | 8次下載 | 2 積分
- 7H橋中的電流感測(cè)
- 545.39KB | 7次下載 | 免費(fèi)
- 8電機(jī)驅(qū)動(dòng)器電路板布局的最佳實(shí)踐
- 3.03MB | 6次下載 | 免費(fèi)
總榜
- 1matlab軟件下載入口
- 未知 | 935113次下載 | 10 積分
- 2開源硬件-PMP21529.1-4 開關(guān)降壓/升壓雙向直流/直流轉(zhuǎn)換器 PCB layout 設(shè)計(jì)
- 1.48MB | 420061次下載 | 10 積分
- 3Altium DXP2002下載入口
- 未知 | 233084次下載 | 10 積分
- 4電路仿真軟件multisim 10.0免費(fèi)下載
- 340992 | 191360次下載 | 10 積分
- 5十天學(xué)會(huì)AVR單片機(jī)與C語(yǔ)言視頻教程 下載
- 158M | 183329次下載 | 10 積分
- 6labview8.5下載
- 未知 | 81578次下載 | 10 積分
- 7Keil工具M(jìn)DK-Arm免費(fèi)下載
- 0.02 MB | 73804次下載 | 10 積分
- 8LabVIEW 8.6下載
- 未知 | 65985次下載 | 10 積分
評(píng)論
查看更多