RT9173C pdf datasheet (Cost-Ef

The RT9173C is a simple, cost-effective and high-speed
linear regulator designed to generate termination voltage
in double data rate (DDR) memory system to comply with
the JEDEC SSTL_2 and SSTL_18 or other specific
interfaces such as HSTL, SCSI-2 and SCSI-3 etc. devices
requirements. The regulator is capable of actively sinking
or sourcing up to 2A while regulating an output voltage to
within 40mV. The output termination voltage cab be tightly
regulated to track 1/2VDDQ by two external voltage divider
resistors or the desired output voltage can be pro-grammed
by externally forcing the REFEN pin voltage.
The RT9173C also incorporates a high-speed differential
amplifier to provide ultra-fast response in line/load transient.
Other features include extremely low initial offset voltage,
excellent load regulation, current limiting in bi-directions
and on-chip thermal shut-down protection.
The RT9173C are available in the SOP-8 (Exposed Pad)
surface mount packages.