1.2A降壓穩(wěn)壓器和兩個300毫安LDO微系統(tǒng)ADP5040數(shù)據(jù)表

　　The ADP5040 combines one high performance buck regulator and two low dropout regulators （LDO） in a small 20-lead LFCSP to meet demanding performance and board space requirements. The high switching frequency of the buck regulator enables the use of tiny multilayer external components and minimizes board space. When the MODE pin is set to logic high， the buck regulator operates in forced pulse width modulation （PWM） mode. When the MODE pin is set to logic low， the buck regulator operates in PWM mode when the load is around the nominal value. When the load current falls below a predefined threshold the regulator operates in power save mode （PSM） improving the light-load efficiency. The low quiescent current， low dropout voltage， and wide input voltage range of the ADP5040 LDOs extend the battery life of portable devices. The ADP5040 LDOs maintain a power supply rejection greater than 60 dB for frequencies as high as 10 kHz while operating with a low headroom voltage. Each regulator in the ADP5040 is activated by a high level on the respective enable pin. The output voltages of the regulators are programmed though external resistor dividers to address a variety of applications.