電子發(fā)燒友App

硬聲App

0
  • 聊天消息
  • 系統(tǒng)消息
  • 評(píng)論與回復(fù)
登錄后你可以
  • 下載海量資料
  • 學(xué)習(xí)在線課程
  • 觀看技術(shù)視頻
  • 寫(xiě)文章/發(fā)帖/加入社區(qū)
會(huì)員中心
創(chuàng)作中心

完善資料讓更多小伙伴認(rèn)識(shí)你,還能領(lǐng)取20積分哦,立即完善>

3天內(nèi)不再提示
創(chuàng)作
電子發(fā)燒友網(wǎng)>電子資料下載>類型>參考設(shè)計(jì)>AD7124-8 pmod硬件用戶指南

AD7124-8 pmod硬件用戶指南

2021-03-22 | pdf | 199.94KB | 次下載 | 3積分

資料介紹

This version (23 Sep 2020 14:52) was approved by Brandon Bushey, Mihai Ionut Suciu.The Previously approved version (15 Sep 2020 09:41) is available.Diff

EVAL-AD7124-8-PMDZ Overview

The EVAL-AD7124-8-PMDZ is a minimalist 8-Channel, Low Noise, Low Power, 24-Bit, Sigma-Delta ADC (Analog to Digital Converter) with PGA and Reference, SPI Pmod board for the AD7124-8. This module is designed as a low-cost alternative to the fully-featured AD7124-8 evaluation board and has no extra signal conditioning for the ADC.

All pins of the AD7124-8 are exposed which makes the EVAL-AD7124-8-PMDZ very flexible and easy to use.



Functional block diagram



About the AD7124-8

The AD7124-8 is a low power, low noise, completely integrated analog front end for high precision measurement applications. The device contains a low noise, 24-bit Σ-Δ analog-to-digital converter (ADC), and can be configured to have 8 differential inputs or 15 single-ended or pseudo-differential inputs. The on-chip programmable gain amplifier (PGA) allows small amplitude signals to be interfaced directly to the ADC.

One of the major advantages of the AD7124-8 is that it gives the user the flexibility to employ one of three integrated power modes. The current consumption, range of output data rates, and RMS noise can be tailored with the power mode selected. The device also offers a multitude of filter options, ensuring that the user has the highest degree of flexibility.

The AD7124-8 establishes the highest degree of signal chain integration. The device includes a precision, low noise, low drift internal bandgap reference, and accepts an external differential reference, which can be internally buffered. Other key integrated features include programmable low drift excitation current sources, burnout detection currents, and a bias voltage generator, which sets the common-mode voltage of a channel to AVDD/2. The low-side power switch enables the user to power down bridge sensors between conversions, ensuring the absolute minimal power consumption of the system. The device also allows the user the option of operating with either an internal clock or an external clock.

The integrated channel sequencer allows several channels to be enabled simultaneously, and the AD7124-8 sequentially converts on each enabled channel, simplifying communication with the device. As many as 16 channels can be enabled at any time, where a channel is defined as an analog input or a diagnostic function such as a power supply check or a reference check. This unique feature allows diagnostics to be interleaved with conversions. The AD7124-8 also supports per channel configuration. The device allows eight configurations or setups. Each configuration consists of PGA gain, filter type, output data rate, buffering, and reference source. The user can assign any of these setups on a channel by channel basis.

The AD7124-8 also has extensive diagnostic functionality integrated as part of its comprehensive feature set. These diagnostics include a cyclic redundancy check (CRC) on the SPI data, signal chain checks, and serial interface checks, which lead to a more robust solution. These diagnostics reduce the need for external components to implement diagnostics, resulting in reduced board space needs, reduced design cycle times and cost savings. The failure modes effects and diagnostic analysis (FMEDA) of a typical application has shown a safe failure fraction (SFF) greater than 90% according to IEC 61508.

The device operates with a single analog power supply from 2.7 V to 3.6 V or a dual 1.8 V power supply. The digital supply has a range of 1.65 V to 3.6 V, eliminating the need for external logic level shifters.

Connectors and Configuration

By default, the EVAL-AD7124-8-PMDZ is configured to be controlled and power from the PMOD connector using standard connections. So no additional configuration is required, unless you want to customize it.

AD7124-8 Inputs/Outputs Connections

All the analog and digital input/output pins available on the EVAL-AD7124-8-PMDZ are brought out to two(2) separate 16 row 0.1“ gold plated through holes.

Connector P2 Connector P3
Description Pin(s) Description Pin(s)
GND 1, 3, 5, 16 GND 1, 14, 16
AVSS 2 REFIN1(-) 2
IOVDD 4 AIN8 3
CLK 6 AIN9 4
AIN0 7 AIN10 5
AIN1 8 AIN11 6
AIN2 9 AIN12 7
AIN3 10 AIN13 8
AIN4 11 AIN14 9
AIN5 12 AIN15 10
AIN6 13 REFOUT 11
AIN7 14 SYNC 12
REFIN1(+) 15 PSW 13
AVDD 15

Note: Not all pins require inputs. The following pins are exposed and can be used if necessary if they are first disconnected from their default onboard connection if that connection exists. (AVSS, AVDD, REFIN1(+), REFIN1(-), CLK, REFOUT, SYNC, PSW). Please refer to the datasheet to learn more about their function

Digital Communications

The Digital communication on the EVAL-AD7124-8-PMDZ is accomplished using a standard expanded SPI PMOD port.

Connector P1
Description Pin(s)
CS 1
SDIN 2
SDO 3
SCLK 4
GND 5, 11
IOVDD 6, 12
SDO 7
Open or SDO 8
Open or SDO 9
Open or SDO 10

Solder Jumpers

Eight solder jumpers are available at the bottom of the board, if you want to change the operating modes. See the schematic for more details.

Description and default connection Solder Jumper Default Position
ADC REFIN1(-) connection (connect GND and P3 pin 2) P4 Shorted
ADC REFIN1(+) connection (connect ADC REFOUT and P2 pin 15) P7 Shorted
ADC AVDD connection (connect ADC IOVDD and P3 pin 15) P5 Shorted
ADC AVSS connection (connect GND and P2 pin 2) P6 Shorted
ADC SDO connection (connected to P1 pin 7, default) P8 Shorted
ADC SDO connection (connected to P1 pin 8) P9 Open
ADC SDO connection (connected to P1 pin 9) P10 Open
ADC SDO connection (connected to P1 pin 10) P11 Open

Test Points

Also, four test points are available to probe the SPI interface.

Schematic, PCB Layout, Bill of Materials

Reference Demos & Software

下載該資料的人也在下載 下載該資料的人還在閱讀
更多 >

評(píng)論

查看更多

下載排行

本周

  1. 1電子電路原理第七版PDF電子教材免費(fèi)下載
  2. 0.00 MB  |  1491次下載  |  免費(fèi)
  3. 2單片機(jī)典型實(shí)例介紹
  4. 18.19 MB  |  95次下載  |  1 積分
  5. 3S7-200PLC編程實(shí)例詳細(xì)資料
  6. 1.17 MB  |  27次下載  |  1 積分
  7. 4筆記本電腦主板的元件識(shí)別和講解說(shuō)明
  8. 4.28 MB  |  18次下載  |  4 積分
  9. 5開(kāi)關(guān)電源原理及各功能電路詳解
  10. 0.38 MB  |  11次下載  |  免費(fèi)
  11. 6100W短波放大電路圖
  12. 0.05 MB  |  4次下載  |  3 積分
  13. 7基于單片機(jī)和 SG3525的程控開(kāi)關(guān)電源設(shè)計(jì)
  14. 0.23 MB  |  4次下載  |  免費(fèi)
  15. 8基于AT89C2051/4051單片機(jī)編程器的實(shí)驗(yàn)
  16. 0.11 MB  |  4次下載  |  免費(fèi)

本月

  1. 1OrCAD10.5下載OrCAD10.5中文版軟件
  2. 0.00 MB  |  234313次下載  |  免費(fèi)
  3. 2PADS 9.0 2009最新版 -下載
  4. 0.00 MB  |  66304次下載  |  免費(fèi)
  5. 3protel99下載protel99軟件下載(中文版)
  6. 0.00 MB  |  51209次下載  |  免費(fèi)
  7. 4LabView 8.0 專業(yè)版下載 (3CD完整版)
  8. 0.00 MB  |  51043次下載  |  免費(fèi)
  9. 5555集成電路應(yīng)用800例(新編版)
  10. 0.00 MB  |  33562次下載  |  免費(fèi)
  11. 6接口電路圖大全
  12. 未知  |  30320次下載  |  免費(fèi)
  13. 7Multisim 10下載Multisim 10 中文版
  14. 0.00 MB  |  28588次下載  |  免費(fèi)
  15. 8開(kāi)關(guān)電源設(shè)計(jì)實(shí)例指南
  16. 未知  |  21539次下載  |  免費(fèi)

總榜

  1. 1matlab軟件下載入口
  2. 未知  |  935053次下載  |  免費(fèi)
  3. 2protel99se軟件下載(可英文版轉(zhuǎn)中文版)
  4. 78.1 MB  |  537793次下載  |  免費(fèi)
  5. 3MATLAB 7.1 下載 (含軟件介紹)
  6. 未知  |  420026次下載  |  免費(fèi)
  7. 4OrCAD10.5下載OrCAD10.5中文版軟件
  8. 0.00 MB  |  234313次下載  |  免費(fèi)
  9. 5Altium DXP2002下載入口
  10. 未知  |  233046次下載  |  免費(fèi)
  11. 6電路仿真軟件multisim 10.0免費(fèi)下載
  12. 340992  |  191183次下載  |  免費(fèi)
  13. 7十天學(xué)會(huì)AVR單片機(jī)與C語(yǔ)言視頻教程 下載
  14. 158M  |  183277次下載  |  免費(fèi)
  15. 8proe5.0野火版下載(中文版免費(fèi)下載)
  16. 未知  |  138039次下載  |  免費(fèi)