資料介紹
Table of Contents
AD5541A Pmod Xilinx FPGA Reference Design
Introduction
The AD5541A is a single, 16-bit, serial input, unbuffered voltage output digital-to-analog converter (DAC) that operates from a single 2.7V to 5.5V supply. The DAC output range extends from 0V to Vref and is guaranteed monotonic, providing +- 1 LSB INL accuracy at 16 bits without adjustment.
HW Platform(s):
Quick Start Guide
The bit file provided in the project *.zip file combines the FPGA bit file and the SDK elf files. It may be used for a quick check on the system. All you need is the hardware and a PC running a UART terminal and the programmer (IMPACT).
Required Hardware
Required Software
- Xilinx ISE 14.4 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack).
- A UART terminal (Tera Term/Hyperterminal), Baud rate 115200 for the Avnet LX-9 Microboard and ZedBoard or 9600 for the Digilent Nexys?3 Board.
Running Demo (SDK) Program
If you are not familiar with LX9 and/or Xilix tools, please visit
products/boards-and-kits/AES-S6MB-LX9.htm for details.
If you are not familiar with Nexys?3 and/or Xilix tools, please visit
http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,400,897&Prod=NEXYS3 for details.
If you are not familiar with ZedBoard and/or Xilix tools, please visit
http://www.em.avnet.com/en-us/design/drc/Pages/Zedboard.aspx for details.
Avnet LX9 MicroBoard Setup
Extract the project from the archive file (AD5541A_
To begin, connect the PmodDA3 to J4 connector of LX9 board, pins 1 to 6 (see image below). You can use an extension cable for ease of use. Connect the USB cable from the PC to the USB-UART female connector of the board for the UART terminal. The board will be programmed through its USB male connector.
Digilent Nexys?3 Spartan-6 FPGA Board
Extract the project from the archive file (AD5541A_
To begin, connect the PmodDA3 to JB connector of Nexys?3 board, pins JB1 to JB6 (see image below). You can use an extension cable for ease of use. Connect the USB cables from the PC to the board, one for programming (Digilent USB device) and one for the UART terminal (FT232R USB UART).
Avnet ZedBoard
To begin, connect the PmodDPOT to JA1 connector of ZedBoard (see image below). You can use an extension cable for ease of use. Connect the USB cables from the PC to the board, one for programming (Digilent USB device) and one for the UART terminal (FT232R USB UART).
FPGA Configuration for Nexys3 and LX-9 MicroBoard
Start IMPACT, and double click “Boundary Scan”. Right click and select Initialize Chain. The program should recognize the Spartan 6 device (see screenshot below). Connect an oscilloscope to the output of PmodDA3 and then program the device using the bit file provided in the project *.zip archive, located in the “sw” folder (../ad5541a/sw/AD5541A.bit).
FPGA Configuration for ZedBoard
Run the download.bat script from the “../bin” folder downloaded from the github (see the links in the download section of the wiki page). The script will automatically configure the ZYNQ SoC and download the *.elf file afterwards.
If the download script fails to run, modify the Xilinx Tools path in download.bat to match your Xilinx Installation path.
If programming was successful, the Main Menu will apear in your UART terminal, as seen in the picture below. There are 3 options:
- Press [f] to select Fixed Value Mode.
- Press [w] to select Waveform Generation Mode.
- Press [p] to select Programmable Ramp Signal Generator.
Fixed Value Mode allows entering a value between 0x0000 and 0xFFFF, value that will be programmed in the DAC. If the number of input characters is less than 4 (e.g. fff or 768), the [Enter] key must be pressed in order to validate the input. If 4 characters are input, the value is automatically validated (in order to prevent entering more than 4 characters).
Pressing the [q] key at any time exits the Fixed Value (or Waveform Generation) Mode and displays the Main Menu again.
Waveform Generation Mode allows selecting between 4 types of waveforms: Square, Triangle, Sawtooth and Sine waveforms. Changing between the 4 is done by pressing [1] to [4] on the keyboard. Pressing [q] at any time will return to the Main Menu.
Programmable Ramp Signal Generator allows generating a programmable ramp signal. This mode can be used to test the PmodDA3 using a Digital Multimeter.
Enter time step allows setting a time step between 100 and 5000 ms.
Enter increment size allows selecting an increment size that suits your design. Values can vary from 0x0000 to 0xFFFF.
Run Ramp Signal Generator will start generating the desired output.
Using the reference design
Functional Description
The reference design is a simple SPI interface used to communicate with the PmodDA3. The software programs the device sending 16-bit data values read from the keyboard input or from predefined look up tables. The user has the ability to select between 3 modes: a Fixed Value Mode, a Waveform Generation Mode and a Programmable Ramp Signal Generator Mode. Communication between the user and the board is done via UART.
- Connecting the PmodDA3 to the boards using an extension cable provides ease of use.
- UART must be set to 115200 Baud Rate for the Avnet LX-9 Microboard and ZedBoard or 9600 Baud Rate for the Digilent Nexys?3 Board.
When using the ZedBoard reference design in order to develop your own software, please make sure that the following options are set in “system_config.h”:
// Select between PS7 or AXI Interface #define USE_PS7 1 // SPI used in the design #define USE_SPI 1 // I2C used in the design #define USE_I2C 0 // Timer (+interrupts) used in the design #define USE_TIMER 1 // External interrupts used in the design #define USE_EXTERNAL 0 // GPIO used in the design #define USE_GPIO 0
Downloads
Avnet LX-9 MicroBoard:
Digilent Nexys?3:
Avnet ZedBoard:
====== Linux Device Driver ======
Connect PmodDA3 to the JB1 connector of the ZedBoard (upper row of pins).
===== Preparing the SD Card =====
In order to prepare the SD Card for booting Linux on the ZedBoard:
* Download the device tree: PmodDA3 Linux devicetree
* Follow the instructions on the following wiki page, but use the device tree downloaded on the previous step
* Linux with HDMI video output on the ZED and ZC702.
Make sure you have an HDMI monitor connected to the ZedBoard, plug in the SD Card and power on the board.
If everything is correct, the system should boot up. If you don't have an HDMI monitor, connect to the board via UART, Baud Rate 115200.
There are 2 ways to test the driver.
* Using the terminal window
* Using a serial terminal
===== Using the terminal window =====
Open a new terminal window by pressing Ctrl+Alt+T.
Navigate to the location of the device and identify it using the following commands:
cd /sys/bus/iio/devices/
ls
iio:device0 iio:device1 trigger0
cd iio/:device0
cat name
ad5541a
If the cat name command doesn't return ad5541a, then change the number of the iio:device, and check again.
cd ..
cd iio/:device1
cat name
To see the list of options that the AD5541A driver provides, type:
ls
dev name out_voltage0_raw out_voltage_scale power subsystem uevent
To set the raw output voltage, type:
echo 12000 > out_voltage0_raw
To check that the raw output voltage has been set, you can type:
cat out_voltage0_raw
12000
The commands written above can also be used if not using an HDMI monitor and a wireless keyboard, by using a serial terminal, and typing the commands after the system boot-up is complete.
More information
- Example questions:
- An error occurred while fetching this feed: http://ez.analog.com/community/feeds/allcontent/atom?community=2061
- EVAD5541A AD5541A 評(píng)估板
- AD5541A IBIS型號(hào)
- AD5781 pmod Xilinx FPGA參考設(shè)計(jì)
- AD7991 pmod Xilinx FPGA參考設(shè)計(jì)
- AD7156 pmod Xilinx FPGA參考設(shè)計(jì)
- AD7091R pmod Xilinx FPGA參考設(shè)計(jì)
- AD7193 pmod Xilinx FPGA參考設(shè)計(jì)
- AD5628 pmod Xilinx FPGA參考設(shè)計(jì)
- ADP5589 pmod Xilinx FPGA參考設(shè)計(jì)
- ADXL345 pmod Xilinx FPGA參考設(shè)計(jì)
- ADT7420 pmod Xilinx FPGA參考設(shè)計(jì)
- AD7780 pmod Xilinx FPGA參考設(shè)計(jì)
- AD5933 pmod Xilinx FPGA參考設(shè)計(jì)
- AD5541A IBIS Model
- AD5541A/AD5542A/AD5512A,pdf da
- Xilinx fpga芯片系列有哪些 2330次閱讀
- Xilinx FPGA IP之Block Memory Generator功能概述 1955次閱讀
- 基于Xilinx FPGA的邊界掃描應(yīng)用 1105次閱讀
- 使用Xilinx FPGA實(shí)現(xiàn)OFDM系統(tǒng) 850次閱讀
- 獲取Xilinx FPGA芯片IDCODE的4種方法 2398次閱讀
- Xilinx FPGA時(shí)序約束設(shè)計(jì)和分析 1359次閱讀
- Xilinx 7系列FPGA管腳是如何定義的? 1w次閱讀
- Xilinx FPGA的FMC介紹 5643次閱讀
- digilent1個(gè)16位數(shù)字模擬輸出簡(jiǎn)介 1688次閱讀
- Xilinx FPGA的電源設(shè)計(jì)詳解 1w次閱讀
- 基于Xilinx FPGA用于ASIC前端驗(yàn)證的問題總結(jié) 1688次閱讀
- Xilinx品牌FPGA使用的三種證書 4193次閱讀
- Xilinx FPGA底層資源架構(gòu)與設(shè)計(jì)規(guī)范 4910次閱讀
- 無驅(qū)動(dòng)問題的Zynq搭配Pmod開發(fā)解決方案 1830次閱讀
- 基于Xilinx FPGA的通用信號(hào)采集器 1791次閱讀
下載排行
本周
- 1電子電路原理第七版PDF電子教材免費(fèi)下載
- 0.00 MB | 1491次下載 | 免費(fèi)
- 2單片機(jī)典型實(shí)例介紹
- 18.19 MB | 95次下載 | 1 積分
- 3S7-200PLC編程實(shí)例詳細(xì)資料
- 1.17 MB | 27次下載 | 1 積分
- 4筆記本電腦主板的元件識(shí)別和講解說明
- 4.28 MB | 18次下載 | 4 積分
- 5開關(guān)電源原理及各功能電路詳解
- 0.38 MB | 11次下載 | 免費(fèi)
- 6100W短波放大電路圖
- 0.05 MB | 4次下載 | 3 積分
- 7基于單片機(jī)和 SG3525的程控開關(guān)電源設(shè)計(jì)
- 0.23 MB | 4次下載 | 免費(fèi)
- 8基于AT89C2051/4051單片機(jī)編程器的實(shí)驗(yàn)
- 0.11 MB | 4次下載 | 免費(fèi)
本月
- 1OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費(fèi)
- 2PADS 9.0 2009最新版 -下載
- 0.00 MB | 66304次下載 | 免費(fèi)
- 3protel99下載protel99軟件下載(中文版)
- 0.00 MB | 51209次下載 | 免費(fèi)
- 4LabView 8.0 專業(yè)版下載 (3CD完整版)
- 0.00 MB | 51043次下載 | 免費(fèi)
- 5555集成電路應(yīng)用800例(新編版)
- 0.00 MB | 33562次下載 | 免費(fèi)
- 6接口電路圖大全
- 未知 | 30320次下載 | 免費(fèi)
- 7Multisim 10下載Multisim 10 中文版
- 0.00 MB | 28588次下載 | 免費(fèi)
- 8開關(guān)電源設(shè)計(jì)實(shí)例指南
- 未知 | 21539次下載 | 免費(fèi)
總榜
- 1matlab軟件下載入口
- 未知 | 935053次下載 | 免費(fèi)
- 2protel99se軟件下載(可英文版轉(zhuǎn)中文版)
- 78.1 MB | 537793次下載 | 免費(fèi)
- 3MATLAB 7.1 下載 (含軟件介紹)
- 未知 | 420026次下載 | 免費(fèi)
- 4OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費(fèi)
- 5Altium DXP2002下載入口
- 未知 | 233046次下載 | 免費(fèi)
- 6電路仿真軟件multisim 10.0免費(fèi)下載
- 340992 | 191183次下載 | 免費(fèi)
- 7十天學(xué)會(huì)AVR單片機(jī)與C語言視頻教程 下載
- 158M | 183277次下載 | 免費(fèi)
- 8proe5.0野火版下載(中文版免費(fèi)下載)
- 未知 | 138039次下載 | 免費(fèi)
評(píng)論
查看更多