• AD7492

• EVAL-AD7492SDZ

This document presents the steps to setup an environment for using the EVAL-AD7492SDZ evaluation board together with the Xilinx KC705 FPGA board and the Xilinx Embedded Development Kit (EDK). Below is presented a picture of the EVAL-AD7492SDZ Evaluation Board with the Xilinx KC705 board.

Below is presented a picture of SDP-B Controller Board with the EVAL-AD7492SDZ Evaluation Board.

The EVAL-AD7492SDZ evaluation board is a full-featured evaluation board,designed to allow the user to easily evaluate all features of the AD7492. On-board components include the AD8597 ultralow noise operational amplifier, the AD8021 low noise, high speed amplifier, the ADP1613 Step-Up PWM DC-to-DC Switching Converter, the ADP3303-5 High Accuracy anyCAP? 200 mA Low Dropout Linear Regulator and the ADP2301 1.2 A, 20 V, 1.4 MHz non-synchronous step-down switching regulator.

The AD7492, AD7492-4, AD7492-5 are 12-bit high speed, low power, successive approximation ADCs. The parts operate from a single 2.7 V to 5.25 V power supply and feature throughput rates up to 1.25 MSPS. They contain a low noise, wide bandwidth track/hold amplifier that can handle bandwidths up to 10 MHz.

• AD7492 Product Info - pricing, samples, datasheet
• EVAL-AD7492SDZ evaluation board user guide is included on the CD as part of the Evaluation Board Kit
• Xilinx KC705 FPGA board

The first objective is to ensure that you have all of the items needed and to install the software tools so that you are ready to create and run the evaluation project.

• Xilinx KC705 FPGA board
• FMC-SDP adapter board
• EVAL-AD7492SDZ evaluation board

• Xilinx ISE 13.2
• A UART terminal (ex. TeraTerm / Hyperterminal).

• Reference Design Files

The following table presents a short description the reference design archive contents.

• Use the FMC-SDP interposer to connect the ADI evaluation board to the Xilinx KC705 board on the FMC LPC connector.
• Connect the JTAG and UART cables to the KC705 and power up the FPGA board.
• Start IMPACT, and double click “Boundary Scan”. Right click and select Initialize Chain. The program should recognize the Kintex 7 device (see screenshot below).

• Program the KC705 FPGA using the “Bit/download.bit” file provided in the reference design archive.
• Power the ADI evaluation board.
• Start a UART terminal and set the baud rate to 115200 bps.

At this point everything is set up and it is possible to start the evaluation of the ADI hardware. To capture data from the ADC run the data_capture.bat script located in the DataCapture folder from the reference design .zip file. Every time the script is run a new batch of 8192 samples are read from the ADC at the ADC's maximum sampling rate and saved into the Acquisition.csv file located in the same folder as the data capture script. On the UART terminal messages will be displayed to show the status of the program running on the FPGA as shown in the picture below.