資料介紹
Table of Contents
AD9136/AD9135-FMC-EBZ Evaluation Board Quick Start Guide
Getting Started with the AD9136/AD9135-FMC-EBZ Evaluation Board for ADS7 and SPIPro Software
What's in the Box
? AD9136/AD9135-FMC-EBZ Evaluation Board for ADS7
? Evaluation Board CD
? Mini-USB Cable
Recommended Equipment List
? Sinusoidal Clock Source
? Spectrum Analyzer
? Oscilloscope
? ADI ADS7 Data Pattern Generator with JESD204B Interface
Introduction
The AD9136/AD9135-FMC-EBZ connects to an ADS7 data pattern generator system. The AD9136/AD9135 is a dual JESD204B signal processing RF Digital to Analog Converter. The ADS7 automatically formats the data and sends it to the AD9136/AD9135-FMC-EBZ via its JESD204B lanes. The AD9136/AD9135-FMC-EBZ is an FMC mezzanine card. +12V, +3.3V, and VADJ power supply rails are provided by the ADS7 system via the FMC connector P1. A clock distribution chip AD9516 is included on this EVB as a clock fan-out and frequency divider for the DACCLK, JESD204B SYSREF signals, and a GBTCLK clock used by the ADS7. There is also an FMC standard I2C bus that is used by the ADS7 to identify the AD9136/AD9135-FMC-EBZ. This I2C interface is implemented in software in the AD9136/AD9135-FMC-EBZ PIC processor (XU1). All ADS7 to/from AD9136/AD9135-FMC-EBZ interface signals are connected via the FMC connector P1.
AD9136/AD9135 Evaluation Software
The AD9136/AD9135 Evaluation Board software has a legacy easy-to-use graphical user interface (GUI) included with the DPGDownloader. It is included on the Evaluation Board CD, or can be downloaded from the DPG website at http://www.analog.com/dpg. This will install DPGDownloader (for generating and loading vectors into the DPG3) and AD9136/AD9135 SPI software. However, ACE, or Analysis|Control|Evaluation, is the preferred evaluation software over the SPI software. ACE is included on the Evaluation Board CD or can be downloaded from https://wiki.analog.com/resources/tools-software/ace. The ACE plug-in for the AD9136/AD9135 is available in the software section of the eval website for both the EVAL-AD9135 and EVAL-AD9136.
Hardware Setup
A low phase noise high frequency clock source should be connected to the AD9136/AD9135-FMC-EBZ SMA connector J1. A spectrum analyzer should be connected to the SMA connector J17. J5 of the EVB should be connected to an oscilloscope. The evaluation board connects to the ADS7 through the connector P1. The PC should be connected to the EVB using the mini-USB connector XP2. Figure 1 shows a block diagram of the set-up.
Getting Started
The PC software comes on the included Evaluation Board CD, but may also be downloaded from the DPG Web site at http://www.analog.com/dpg and the ACE website at https://wiki.analog.com/resources/tools-software/ace. The installation will include the DPG Downloader software as well as all the necessary AD9136/AD9135 files including schematic, board layout, datasheet, AD9136/AD9135 SPI, and other files. The ACE installation will include the necessary evaluation software, which is preferred over the DPGDownloader GUI. The following set-up describes how to use either ACE or the legacy SPI GUI to generate an output.
Schematic and board layout files can also be found here
Initial Set-Up
1. Install the DPG Downloader and ACE or the AD9136/AD9135 SPI software and support files on your PC. Follow the instructions in the installation wizard and use the default (recommended) installation settings.
2. Use a USB cable to connect the EVB to your PC and connect the lab equipment to the EVB.
3. Connect the DGP3 unit to your PC and turn on the unit.
Single-Tone Test
These settings configure the AD9136/AD9135 to output a sine wave using the DPG3 and allow the user to view the single-tone performance at the DAC output, under the condition: Fdata = 1.6GHz, 1X interpolation, 4-carrier WCDMA signal with center frequency = 100MHz.
Configure DPG Vector Software
1. To begin, turn on the external +5V supply.
2. Open DPG Downloader if you have not done so. (Start > All Programs > Analog Devices > DPG > DPGDownloader). Ensure that the program detects the AD9136/AD9135, as indicated in the “Evaluation Board” drop-down list, and select it. Select “QBF 2×4 85G 425M” from the “Port Configuration” drop-down list and “Mode 8” from the “JESD Mode” drop-down list.
3. Click on “Add Generated Waveform”, and then “Wireless Infrastructure”. A WIFR panel will be added to the vector list. Enter the Data Rate, in this case 1.6GHz and the desired frequency, 100MHz. Enter the digital amplitude. In this case we use 0dBFS. Select “2's Complement” from the Number Format drop-down list. Input the center frequency of “100MHz” at the bottom of the panel, choose “WCDMA” from the Standard drop-down menu and increase the No. of Carriers to “4” - then hit the “Add Carriers” button.
4. Select the WIFR vector (I) in the “DAC0” drop down menu and the WIFR vector (Q) in the “DAC1”. At this point, the DPG Downloader panel should look like Figure 3.
Configuring SPI using ACE
1. Configure the hardware according to the hardware set-up instructions given in the Hardware Setup section above. Set the frequency of the DAC clock signal generator to 1.6GHz, and the output level to 3dBm. The spectrum analyzer can be configured with Start Frequency = 1 MHz, Stop Frequency = 800 MHz, and Resolution Bandwidth of 30 kHz, and Trace Detector to Average (Log/RMS/V). Choose Input Attenuation to be 8dB. This can be adjusted later if indications are that the analyzer is causing degradations.
2. Open ACE (Start > All Programs > Analog Devices > ACE > ACE). The icon indicates the ACE software. If the board is connected properly, the screen should look similar to Figure 4. Double click on this board.
Ensure that the button is green in the subsystem image under the “System” tab, as shown in Figure 5. If not, click it, select the AD9136/5, and click Acquire. Double click on the subsystem image to reach the board block diagram.
Next to the board block diagram, click “Modify” under “Initial Configuration Summary.”
Select “Dual Link” from the pull-down menu next to Links, and set the JESD Mode to 8. Check the Subclass box and set interpolation to 1. The FDAC frequency should be set to 1.6 GHz. The settings should match Figure 6. Select “Apply.”
Double click on the dark blue AD9135 chip block in the board block diagram. The chip block diagram should appear, as shown in Figure 8. The JESD PLL should now be locked on both the board and chip block diagrams. Other parameters can be changed on both block diagrams, but do not need to be for this test. For more information about changing parameters in ACE, see the ACE Software Features section.
3. On the DPGDownloader panel, seen in Figure 3, the Serial Line Rate in the should read 8Gbps.
Click Download () and Play () in the DPG Downloader screen.
The current on the 5V supply should read about 1430mA. If you do not see the output, gently push the board toward the DPG3. This ensures that the board is firmly connected to the DPG3. The four registers codeGrpSync, FrameSync, GoodCheckSum and Initial LaneSync should all read 0F indicating the lanes are working correctly.
4. The output spectrum of the DAC should look like Figure 9 below.
Configuring SPI using the legacy SPI Application
1. Open the AD9136/AD9135 SPI application (Start > All Programs > Analog Devices > AD9136/AD9135 > AD9136/AD9135 SPI). The screen should look similar to Figure 10.
2. Configure the hardware according to the hardware set-up instructions given in the Hardware Setup section above. Set the frequency of the DAC clock signal generator to 1.6GHz, and the output level to 3dBm. The spectrum analyzer can be configured with Start Frequency = 1 MHz, Stop Frequency = 800 MHz, and Resolution Bandwidth of 30 kHz, and Trace Detector to Average (Log/RMS/V). Choose Input Attenuation to be 8dB. This can be adjusted later if indications are that the analyzer is causing degradations.
3. Follow the sequence below to configure the AD9136/AD9135 SPI registers.
a. The Links should be set to dual link. The JESD Mode is set to 8, Subclass 1 box checked, Interpolation set to 1, and FDAC set to 1.6GHz. Click “Commit” button to initialize the AD9136/AD9135. The JESD204B PLL should be locked indicated with bright green JESD204B PLL readback LED.
b. At this point the Serial Line Rate in the DPG3 software panel should read 8Gbps.
d. Click Download () and Play () in the DPG Downloader screen.
e. The current on the 5V supply should read about 1430mA. If you do not see the output, gently push the board toward the DPG3. This ensures that the board is firmly connected to the DPG3. The four registers codeGrpSync, FrameSync, GoodCheckSum and Initial LaneSync should all read 0F indicating the lanes are working correctly.
4. The output spectrum of the DAC should look like Figure 12 below.
ACE Software Features
The ACE software is organized to allow the user to evaluate and control the AD9122A evaluation board. The “Initial Configuration” wizard, which is only available for certain boards, controls the DAC and PLL setups. Block diagram views of the board and chip contain elements that can be used to vary parameters like ref current and data format. These parameters can be changed using check boxes, drop down menus, and input boxes. Some parameters do not have settings shown in the diagram. Double click on the parameter to view the available settings, seen with the NCO settings below.
NCO settings for the AD9122
In addition, some parameters can be enabled or disabled. This feature is evident by the color of the block parameter. For example, if the block parameter is dark blue, the parameter is enabled. If it is light grey, it is disabled. To enable or disable a parameter, click on it.
Enabled parameter
Disabled parameter
More direct changes to registers and bit fields can be made in the memory map, which is linked from the chip block diagram through the “Proceed to Memory Map” button. In this view, names, addresses, and data can be manually altered by the user.
Bench Set-Up
ACE also contains the Macro Tool, which can be used to record register reads and writes. This is executed in the memory map view or with the initialization wizard. To use, check the “Record Sub-Commands” checkbox and press the record button. Changes in the memory map, which are bolded until they are applied to the part, are recorded as UI commands by the macro tool once the changes are made. Changed register write commands for the controls are also recorded. Hit “Apply Changes” to execute the commands and make changes in the memory map. To stop recording, click the “Stop Recording” button. A macro tool page with the command steps will be created. The macro can be saved using the “Save Macro” button so that it may be loaded for future use.
Macro tool in ACE. The Stop Recording, Record, and Save Macro commands are located at the top of the macro tool.
The raw macro file will be saved using ACE syntax, which is not easily readable. To remedy this, the ACE software download includes the Macro to Hex Conversion Tool. The user can choose to include or exclude register write, reads, and/or comments in the conversion. The file pathways for the source and save paths should be the same, except that one should be an .acemacro file and the other should be a .txt file. The “Convert” button converts and opens the converted text file, which is easier to read. The conversion tool can also convert back to an .acemacro file if desired.
Conversion set-up for macro to hex
Converted text file
For more information about ACE and its features, visit https://wiki.analog.com/resources/tools-software/ace.
Single-Tone Demonstration
Single Tone Demo Lab Bench Configuration Procedure:
These settings configure the AD9136/AD9135 to output a 112Mhz -1dbFS sine wave on J5 from DAC1 and a 221Mhz sine wave on J17 from DAC 0 using the ADS7.
Configure the hardware according to the hardware set-up instructions given in the Hardware Setup section above. Set the frequency of the DAC clock signal generator to 2.0GHz, and the output level to +3dBm. The spectrum analyzer can be configured as shown in Figure 7 with a resolution bandwidth of 100kHz. Choose an Input Attenuation of 24dB.
Single Tone Demo Hardware and Software Start Up Procedure:
1. Run DPG Downloader. It will say Evaluation Board: AD9136/AD9135 as shown in Figure 3.
2. Open SPIPro for AD9136/AD9135 by selecting AD9144, AD9136 & AD9135 SPI in All Programs/Analog Devices/AD9144. The GUI panel will say AD9136/AD9135-FMC-EBZ in the upper left hand corner.
3. Select dual link, JESD mode 8, Interpolation = 1, FDAC = 2Ghz. Press ‘Configure DAC and Clock’ button. JESD204B PLL lock will turn green.
4. In the DPG Downloader Window configure two single tone generated waveforms:
a. Select Single Tone under the Add Generated Waveforms Tab. Set Data Rate: 2Ghz, Desired Frequency: 112Mhz, Amplitude: -1dbFS, Uncheck Unsigned Data
b. If using the AD9135,Set DAC Resolution to 11 bits
c. Select Single Tone under the Add Generated Waveforms Tab. Set Data Rate: 2Ghz, Desired Frequency: 221Mhz, Amplitude: -1dbFS, Uncheck Unsigned Data
d. If using the AD9135,Set DAC Resolution to 11 bits
5. Select JESD Mode: Mode 11 (Mode 8, Dual Link)
6. Populate the data playback selections for each DAC output as shown in Figure 6 or Figure 7.
7. Click Download () and Play (). The spectrum in Figure 8 will appear on all 4 DAC outputs (J17, J4, J5, and J14), Serial Line Rate will be 10.0Gbps.
8. Here’s what you will see on DAC1 on the scope
9. Here is what you will see at the output of DAC0 on the Spectrum Analyzer
- AD9136 SIMULINK ADIsimDAC模型
- AD9144AD9152AD9154AD9135AD9136 AMI型號下載
- AD9119-CBLTX-EBZ評估板快速入門指南
- AD-FMCADC4-EBZ FMC板用戶指南
- AD9136/AD9135-EBZ評估板快速入門指南
- AD-FMCADC7-EBZ FMC板用戶指南
- 更改AN-749(AD9135/AD9136/AD9144/AD9152/AD9154陣列10)
- UG-1460:AD9671EBZ評估板用戶指南
- AD9119-MIX-EBZ評估板快速入門指南
- ADS8-V1EBZ評估板用戶指南
- AD9136 SIMULINK ADIsimDAC模型
- AD9144/AD9152/AD9154/AD9135/AD9136 AMI型號下載
- AD9136 IBIS型號
- AD9136 IBIS Model
- ad9135/ad9136雙11/16位DAC 2.8 GSPS TX模擬轉(zhuǎn)換器數(shù)據(jù)表 15次下載
- RK3562開發(fā)板:安卓Linux開發(fā)從入門到精通(一) 677次閱讀
- 多尺度材料設(shè)計與仿真平臺Device Studio(新手快速入門指南01) 1088次閱讀
- CPK-RA6M4評估板入門指南(六) 2169次閱讀
- CPK-RA6M4評估板入門指南(五) 2256次閱讀
- CPK-RA6M4評估板入門指南(四) 1236次閱讀
- CPK-RA6M4評估板入門指南(一) 1355次閱讀
- Xilinx FPGA的FMC介紹 5643次閱讀
- Python的Anaconda入門指南 2496次閱讀
- KW9135P電子開關(guān)典型應(yīng)用電路 3791次閱讀
- 如何快速入門FPGA 5398次閱讀
- 米爾科技 Beetle IoT 評估板概述 1189次閱讀
- digilent FMC Pcam適配器介紹 2731次閱讀
- digilent FMC-HDMI:雙HDMI輸入擴展子板介紹 4286次閱讀
- 關(guān)于FPGA的FMC接口的詳細介紹 1.1w次閱讀
- FPGA快速入門經(jīng)驗談(part2) 991次閱讀
下載排行
本周
- 1電子電路原理第七版PDF電子教材免費下載
- 0.00 MB | 1491次下載 | 免費
- 2單片機典型實例介紹
- 18.19 MB | 95次下載 | 1 積分
- 3S7-200PLC編程實例詳細資料
- 1.17 MB | 27次下載 | 1 積分
- 4筆記本電腦主板的元件識別和講解說明
- 4.28 MB | 18次下載 | 4 積分
- 5開關(guān)電源原理及各功能電路詳解
- 0.38 MB | 11次下載 | 免費
- 6100W短波放大電路圖
- 0.05 MB | 4次下載 | 3 積分
- 7基于單片機和 SG3525的程控開關(guān)電源設(shè)計
- 0.23 MB | 4次下載 | 免費
- 8基于AT89C2051/4051單片機編程器的實驗
- 0.11 MB | 4次下載 | 免費
本月
- 1OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費
- 2PADS 9.0 2009最新版 -下載
- 0.00 MB | 66304次下載 | 免費
- 3protel99下載protel99軟件下載(中文版)
- 0.00 MB | 51209次下載 | 免費
- 4LabView 8.0 專業(yè)版下載 (3CD完整版)
- 0.00 MB | 51043次下載 | 免費
- 5555集成電路應(yīng)用800例(新編版)
- 0.00 MB | 33562次下載 | 免費
- 6接口電路圖大全
- 未知 | 30320次下載 | 免費
- 7Multisim 10下載Multisim 10 中文版
- 0.00 MB | 28588次下載 | 免費
- 8開關(guān)電源設(shè)計實例指南
- 未知 | 21539次下載 | 免費
總榜
- 1matlab軟件下載入口
- 未知 | 935053次下載 | 免費
- 2protel99se軟件下載(可英文版轉(zhuǎn)中文版)
- 78.1 MB | 537793次下載 | 免費
- 3MATLAB 7.1 下載 (含軟件介紹)
- 未知 | 420026次下載 | 免費
- 4OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費
- 5Altium DXP2002下載入口
- 未知 | 233046次下載 | 免費
- 6電路仿真軟件multisim 10.0免費下載
- 340992 | 191183次下載 | 免費
- 7十天學會AVR單片機與C語言視頻教程 下載
- 158M | 183277次下載 | 免費
- 8proe5.0野火版下載(中文版免費下載)
- 未知 | 138039次下載 | 免費
評論
查看更多