MAXQ1010 帶有RTC和USB的安全令牌微控制器

MAXQ1010 帶有RTC和USB的安全令牌微控制器

?

The MAXQ1010 is a small, low-cost, low-power secure microcontroller designed for security token applications and battery-powered applications where power and security are both critically important.

The microcontroller family contains a 32KB, 64KB, or 128KB programmable flash memory that can be used for both application code and data storage. Each 512B flash memory page supports 20,000 erase cycles and is programmable 16 bits at a time. This allows for unique schemes to extend the lifetime of the flash. For instance, dedicating four flash pages to store 32B of data that changes very often, the effective number of write cycles can approach 1.2 million (4 x 512 x 20,000/32). The device also contains 1KB or 2KB SRAM. An additional 128B secure key storage SRAM is instantly erased when a self-destruct input is triggered.

The microcontroller also contains a hardware DES engine and an AES accelerator, allowing applications to quickly respond to challenges and authenticate other devices using standards-based cryptography. A true-hardware random-number generator (RNG) is available for general application use, such as key generation, challenge generation, and random padding. Firmware and reference designs are available from Maxim for authentication applications.

Multiple communication interfaces are implemented; an integrated USB transceiver and serial interface engine make USB applications extremely low cost. Other communication options include ISO 7816 UART, SPI?, I2C, and a standard USART (universal synchronous/asynchronous receiver-transmitter). A real-time clock (RTC) is also included for security applications requiring a time base.

For the ultimate in low-power battery-operated performance, an ultra-low-power stop mode (400nA typ) is included. In this mode, the minimum amount of circuitry is powered. Wake-up sources include external interrupts, the power-fail interrupt, a wake-up timer interrupt, and an RTC interrupt.

?

High-Performance, Low-Power, 16-Bit RISC Core