電子發(fā)燒友App
創(chuàng)作
發(fā)文章
發(fā)帖 
提問 
發(fā)資料
發(fā)視頻資料介紹
vivado hls示例教程.
Table of Contents?
Revision History ................................................................................................................. 2?
Chapter 1 Tutorial Description ................................................................6?
Overview ............................................................................................................................ 6?
Software Requirements...................................................................................................... 7?
Hardware Requirements .................................................................................................... 7?
Obtaining the Tutorial Designs .......................................................................................... 8?
Preparing the Tutorial Design Files .................................................................................... 8?
Chapter 2 High-Level Synthesis Introductory Tutorial ...........................9?
Overview ............................................................................................................................ 9?
Tutorial Design Description ............................................................................................... 9?
HLS Lab 1: Creating a High-Level Synthesis Project .........................................................10?
HLS: Lab 2 Using the Tcl Command Interface ...................................................................25?
HLS: Lab 3: Using Solutions for Design Optimization .......................................................29?
Chapter 3 C Validation ........................................................................... 41?
Overview ...........................................................................................................................41?
Tutorial Design Description ..............................................................................................41?
Lab 1: C Validation and Debug..........................................................................................42?
Lab 2: C Validation with ANSI C Arbitrary Precision Types...............................................50?
Lab 3: C Validation with C++ Arbitrary Precision Types ...................................................55?
Chapter 4 Interface Synthesis ................................................................ 60?
Tutorial Design Description ..............................................................................................60?
Interface Synthesis Lab 1: Block-Level I/O protocols........................................................61?
Interface Synthesis Lab 2: Port I/O protocols ...................................................................69?
Interface Synthesis Lab 3: Implementing Arrays as RTL Interfaces ..................................75?
Interface Synthesis Lab 4: Implementing AXI Interfaces ..................................................90?
Chapter 5 Arbitrary Precision Types...................................................... 99?
Overview ...........................................................................................................................99?
Arbitrary Precision: Lab 1 ................................................................................................ 100?
Arbitray Precision: Lab 2 ................................................................................................. 105?
Chapter 6 Design Analysis ................................................................... 111?
Overview ......................................................................................................................... 111?
Tutorial Design Description ............................................................................................ 111?
Lab 1: Design Optimization ............................................................................................. 112?
Chapter 7 Design Optimization ........................................................... 144?
Overview ......................................................................................................................... 144?
Tutorial Design Description ............................................................................................ 145?
Lab 1: Optimizing a Matrix Multiplier............................................................................. 145?
Lab 2: C Code Optimized for I/O Accesses ...................................................................... 164?
Conclusion ....................................................................................................................... 167?
Chapter 8 RTL Verification ................................................................... 168?
Overview ......................................................................................................................... 168?
Tutorial Design Description ............................................................................................ 168?
Lab 1: RTL Verification and the C test bench .................................................................. 169?
Lab 2: Viewing Trace Files in Vivado ............................................................................... 176?
Lab 3: Viewing Trace Files in ModelSim .......................................................................... 180?
Conclusion ....................................................................................................................... 184?
Chapter 9 Using HLS IP in IP Integrator .............................................. 185?
Overview ......................................................................................................................... 185?
Tutorial Design Description ............................................................................................ 185?
Lab 1: Integrate HLS IP with a Xilinx IP Block ................................................................. 186?
Conclusion ....................................................................................................................... 209?
Chapter 10 Using HLS IP in a Zynq Processor Design ........................ 210?
Overview ......................................................................................................................... 210?
Tutorial Design Description ............................................................................................ 210?
Lab 1: Implement Vivado HLS IP on a Zynq Device ........................................................ 211?
Chapter 11 Using HLS IP in System Generatorfor DSP....................... 237?
Overview ......................................................................................................................... 237?
Tutorial Design Description ............................................................................................ 237?
Lab 1: Package HLS IP for System Generator .................................................................. 238?
Conclusion ....................................................................................................................... 242?
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- Vivado Design Suite教程：嵌入式處理器硬件設(shè)計(jì)
- UltraFAST設(shè)計(jì)方法指南(適用于Vivado Design Suite)
- Vivado Design Suite教程：動態(tài)功能交換
- Vivado Design Suite用戶指南：使用約束
- Vivado Design Suite用戶指南：綜合
- Vivado Design Suite用戶指南:設(shè)計(jì)分析與收斂技巧
- Vivado Design Suite用戶指南：使用Tcl腳本
- Vivado Design Suite用戶指南：I/O和時鐘規(guī)劃
- Vivado Design Suite用戶指南：編程和調(diào)試
- Vivado Design Suite用戶指南：創(chuàng)建和打包自定義IP
- Vivado Design Suite用戶指南:采用IP進(jìn)行設(shè)計(jì)
- UltraFAST設(shè)計(jì)方法指南（適用于Vivado Design Suite）
- Vivado Design Suite用戶指南：版本說明、安裝和許可
- ADF7xxx EZKIT Design Suite
- ISE Design Suite 10.1 Evaluati
- 如何在AMD Vivado? Design Tool中用工程模式使用DFX流程？ 497次閱讀
- 用TCL定制Vivado設(shè)計(jì)實(shí)現(xiàn)流程 932次閱讀
- Tcl在Vivado中的應(yīng)用 1288次閱讀
- Vivado中的Elaborate是做什么的？ 1277次閱讀
- 關(guān)于Vivado non-project模式 3023次閱讀
- 如何升級Vivado工程腳本 1709次閱讀
- 用Elaborated Design優(yōu)化RTL的代碼 4978次閱讀
- 關(guān)于Vivado 2019.1的Dashboard功能詳解 8118次閱讀
- xilinx Vivado工具使用技巧 3934次閱讀
- 基于Vivado高層次綜合工具評估IQ數(shù)據(jù)的無線電設(shè)備接口壓縮算法設(shè)計(jì) 2090次閱讀
- Vivado Design Suite 2017.1的五大方法介紹 4592次閱讀
- Vivado 2017.1和Vivado 2016.4性能對比分析 9977次閱讀
- Vivado獲取License的步驟教程 5.9w次閱讀
- TCL腳本簡介 vivado hls 的設(shè)計(jì)流程 6543次閱讀
- Tcl在Vivado中的基礎(chǔ)應(yīng)用 4831次閱讀
上傳資料賺積分下載排行
本周
- 1電子電路原理第七版PDF電子教材免費(fèi)下載
- 0.00 MB | 1491次下載 | 免費(fèi)
- 2單片機(jī)典型實(shí)例介紹
- 18.19 MB | 95次下載 | 1 積分
- 3S7-200PLC編程實(shí)例詳細(xì)資料
- 1.17 MB | 27次下載 | 1 積分
- 4筆記本電腦主板的元件識別和講解說明
- 4.28 MB | 18次下載 | 4 積分
- 5開關(guān)電源原理及各功能電路詳解
- 0.38 MB | 11次下載 | 免費(fèi)
- 6100W短波放大電路圖
- 0.05 MB | 4次下載 | 3 積分
- 7基于單片機(jī)和 SG3525的程控開關(guān)電源設(shè)計(jì)
- 0.23 MB | 4次下載 | 免費(fèi)
- 8基于AT89C2051/4051單片機(jī)編程器的實(shí)驗(yàn)
- 0.11 MB | 4次下載 | 免費(fèi)
本月
- 1OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費(fèi)
- 2PADS 9.0 2009最新版 -下載
- 0.00 MB | 66304次下載 | 免費(fèi)
- 3protel99下載protel99軟件下載(中文版)
- 0.00 MB | 51209次下載 | 免費(fèi)
- 4LabView 8.0 專業(yè)版下載 (3CD完整版)
- 0.00 MB | 51043次下載 | 免費(fèi)
- 5555集成電路應(yīng)用800例(新編版)
- 0.00 MB | 33562次下載 | 免費(fèi)
- 6接口電路圖大全
- 未知 | 30320次下載 | 免費(fèi)
- 7Multisim 10下載Multisim 10 中文版
- 0.00 MB | 28588次下載 | 免費(fèi)
- 8開關(guān)電源設(shè)計(jì)實(shí)例指南
- 未知 | 21539次下載 | 免費(fèi)
總榜
- 1matlab軟件下載入口
- 未知 | 935053次下載 | 免費(fèi)
- 2protel99se軟件下載(可英文版轉(zhuǎn)中文版)
- 78.1 MB | 537793次下載 | 免費(fèi)
- 3MATLAB 7.1 下載 (含軟件介紹)
- 未知 | 420026次下載 | 免費(fèi)
- 4OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費(fèi)
- 5Altium DXP2002下載入口
- 未知 | 233046次下載 | 免費(fèi)
- 6電路仿真軟件multisim 10.0免費(fèi)下載
- 340992 | 191183次下載 | 免費(fèi)
- 7十天學(xué)會AVR單片機(jī)與C語言視頻教程 下載
- 158M | 183277次下載 | 免費(fèi)
- 8proe5.0野火版下載(中文版免費(fèi)下載)
- 未知 | 138039次下載 | 免費(fèi)
工商網(wǎng)監(jiān)
評論