0
  • 聊天消息
  • 系統(tǒng)消息
  • 評論與回復
登錄后你可以
  • 下載海量資料
  • 學習在線課程
  • 觀看技術視頻
  • 寫文章/發(fā)帖/加入社區(qū)
會員中心
創(chuàng)作中心

完善資料讓更多小伙伴認識你,還能領取20積分哦,立即完善>

3天內不再提示

TLV2544Q 汽車類 12 位 200kSPS ADC 系列 輸出、自動斷電(S/W 和 H/W)、低功率

數據:

產品信息

描述The TLV2544Q, TLV2548Q, and TLV2548M are a family of high performance, 12-bit low power, 3.5 μs, CMOS analog-to-digital converters (ADC) which operate from a single 3-V to 5.5-V power supply. These devices have three digital inputs and a 3-state output [chip select (CS), serial input-output clock (SCLK), serial data input (SDI), and serial data output (SDO)] that provide a direct 4-wire interface to the serial port of most popular host microprocessors (SPI interface). When interfaced with a DSP, a frame sync (FS) signal is used to indicate the start of a serial data frame. In addition to a high-speed A/D converter and versatile control capability, these devices have an on-chip analog multiplexer that can select any analog inputs or one of three internal self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK edge (normal sampling) or can be controlled by a special pin, CSTART, to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short (12 SCLKs) or as long (24 SCLKs) to accommodate faster SCLK operation popular among high-performance signal processors. The TLV2548 and TLV2544 are designed to operate with very low power consumption. The power-saving feature is further enhanced with software/hardware/autopower-down modes and programmable conversion speeds. The conversion clock (OSC) and reference are built-in. The converter can use the external SCLK as the source of the conversion clock to achieve higher (up to 2.8 μs when a 20 MHz SCLK is used) conversion speed. Two different internal reference voltages are available. An optional external reference can also be used to achieve maximum flexibility. The TLV2544Q and the TLV2548Q are characterized for operation from ?40°C to 125°C. The TLV2548M is characterized for operation from ?55°C to 125°C.特性Maximum Throughput 200-KSPS Built-In Reference, Conversion Clock and 8× FIFO Differential/Integral Nonlinearity Error: ±1.2 LSB at ?55°C to 125°C Signal-to-Noise and Distortion Ratio: 65 dB, fi = 12-kHz at ?55°C to 125°C Spurious Free Dynamic Range: 75 dB, fi = 12- kHz SPI/DSP-Compatible Serial Interfaces With SCLK up to 20-MHz Single Wide Range Supply 3 Vdc to 5.5 Vdc Analog Input Range 0-V to Supply Voltage With 500 kHz BW Hardware Controlled and Programmable Sampling Period Low Operating Current (1-mA at 3.3-V, 2-mA at 5.5-V With External Ref,1.7-mA at 3.3-V, 2.4-mA at 5.5-V With Internal Ref) Power Down: Software/Hardware Power-Down Mode (1 μA Typ, Ext Ref), Autopower-Down Mode (1 μA Typ, Ext Ref) Programmable Auto-Channel Sweep Available in Q-Temp Automotive High Reliability Automotive Applications Configuration Control/Print Support Qualification to Automotive Standards

技術文檔

數據手冊(1)
元器件購買 TLV2544Q 相關庫存

相關閱讀